Analog Layout Generation for Performance and Manufacturability

Nonfiction, Science & Nature, Technology, Electronics, Circuits, Electricity
Cover of the book Analog Layout Generation for Performance and Manufacturability by Koen Lampaert, Georges Gielen, Willy M.C. Sansen, Springer US
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: Koen Lampaert, Georges Gielen, Willy M.C. Sansen ISBN: 9781475745016
Publisher: Springer US Publication: April 18, 2013
Imprint: Springer Language: English
Author: Koen Lampaert, Georges Gielen, Willy M.C. Sansen
ISBN: 9781475745016
Publisher: Springer US
Publication: April 18, 2013
Imprint: Springer
Language: English

Analog integrated circuits are very important as interfaces between the digital parts of integrated electronic systems and the outside world. A large portion of the effort involved in designing these circuits is spent in the layout phase. Whereas the physical design of digital circuits is automated to a large extent, the layout of analog circuits is still a manual, time-consuming and error-prone task. This is mainly due to the continuous nature of analog signals, which causes analog circuit performance to be very sensitive to layout parasitics. The parasitic elements associated with interconnect wires cause loading and coupling effects that degrade the frequency behaviour and the noise performance of analog circuits. Device mismatch and thermal effects put a fundamental limit on the achievable accuracy of circuits. For successful automation of analog layout, advanced place and route tools that can handle these critical parasitics are required.
In the past, automatic analog layout tools tried to optimize the layout without quantifying the performance degradation introduced by layout parasitics. Therefore, it was not guaranteed that the resulting layout met the specifications and one or more layout iterations could be needed. In Analog Layout Generation for Performance and Manufacturability, the authors propose a performance driven layout strategy to overcome this problem. In this methodology, the layout tools are driven by performance constraints, such that the final layout, with parasitic effects, still satisfies the specifications of the circuit. The performance degradation associated with an intermediate layout solution is evaluated at runtime using predetermined sensitivities. In contrast with other performance driven layout methodologies, the tools proposed in this book operate directly on the performance constraints, without an intermediate parasitic constraint generation step. This approach makes a complete and sensible trade-off between the different layout alternatives possible at runtime and therefore eliminates the possible feedback route between constraint derivation, placement and layout extraction.
Besides its influence on the performance, layout also has a profound impact on the yield and testability of an analog circuit. In Analog Layout Generation for Performance and Manufacturability, the authors outline a new criterion to quantify the detectability of a fault and combine this with a yield model to evaluate the testability of an integrated circuit layout. They then integrate this technique with their performance driven routing algorithm to produce layouts that have optimal manufacturability while still meeting their performance specifications.
Analog Layout Generation for Performance and Manufacturability will be of interest to analog engineers, researchers and students.

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

Analog integrated circuits are very important as interfaces between the digital parts of integrated electronic systems and the outside world. A large portion of the effort involved in designing these circuits is spent in the layout phase. Whereas the physical design of digital circuits is automated to a large extent, the layout of analog circuits is still a manual, time-consuming and error-prone task. This is mainly due to the continuous nature of analog signals, which causes analog circuit performance to be very sensitive to layout parasitics. The parasitic elements associated with interconnect wires cause loading and coupling effects that degrade the frequency behaviour and the noise performance of analog circuits. Device mismatch and thermal effects put a fundamental limit on the achievable accuracy of circuits. For successful automation of analog layout, advanced place and route tools that can handle these critical parasitics are required.
In the past, automatic analog layout tools tried to optimize the layout without quantifying the performance degradation introduced by layout parasitics. Therefore, it was not guaranteed that the resulting layout met the specifications and one or more layout iterations could be needed. In Analog Layout Generation for Performance and Manufacturability, the authors propose a performance driven layout strategy to overcome this problem. In this methodology, the layout tools are driven by performance constraints, such that the final layout, with parasitic effects, still satisfies the specifications of the circuit. The performance degradation associated with an intermediate layout solution is evaluated at runtime using predetermined sensitivities. In contrast with other performance driven layout methodologies, the tools proposed in this book operate directly on the performance constraints, without an intermediate parasitic constraint generation step. This approach makes a complete and sensible trade-off between the different layout alternatives possible at runtime and therefore eliminates the possible feedback route between constraint derivation, placement and layout extraction.
Besides its influence on the performance, layout also has a profound impact on the yield and testability of an analog circuit. In Analog Layout Generation for Performance and Manufacturability, the authors outline a new criterion to quantify the detectability of a fault and combine this with a yield model to evaluate the testability of an integrated circuit layout. They then integrate this technique with their performance driven routing algorithm to produce layouts that have optimal manufacturability while still meeting their performance specifications.
Analog Layout Generation for Performance and Manufacturability will be of interest to analog engineers, researchers and students.

More books from Springer US

Cover of the book Biochemical Interaction Between Plants and Insects by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Global Warming by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Human Sleep by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Retinal Degenerative Diseases and Experimental Therapy by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Advances in Speech Recognition by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book The Death Penalty by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Nutritional Treatment of Chronic Renal Failure by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Students with Both Gifts and Learning Disabilities by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Reasoning and Unification over Conceptual Graphs by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book The Electromagnetic Field by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Reliability, Availability and Serviceability of Networks-on-Chip by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Bone Loss and Osteoporosis by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Physiologic and Chemical Basis for Metal Toxicity by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Mycotoxins and Their Metabolites in Humans and Animals by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
Cover of the book Interactions of Man and His Environment by Koen Lampaert, Georges Gielen, Willy M.C. Sansen
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy